

HIGH SPEED NETWORK PROCESSOR

ABSTRACT

A Network Processor (NP) is formed from a plurality of operatively coupled chips. The NP includes a Network Processor Complex (NPC) Chip coupled to a Data Flow Chip and Data Store Memory coupled to the Data Flow Chip. An optional Scheduler Chip is coupled to the Data Flow Chip. The named components are replicated to create a symmetric ingress and egress structure.

5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95